Ameba IoT Docs
  • User Manual
  • User Manual (System)
    • Bus Architecture
      • Introduction
      • Bus Architecture
      • Master Ports
      • Slave Ports
    • Memory Organization
    • CPU-MMU
    • MPU & Cache
    • Interrupt Controller
    • Chip Enable
    • I/O Control
    • Reset and Clock Control (RCC)
  • User Manual (Security)
  • User Manual (Peripherals)
  • User Manual (Internal IPs)
Ameba IoT Docs
FreeRTOS
Linux
DSP
Zephyr
Realtek Logo
Ameba-IoT-Documents
  • User Manual
  • User Manual (System)
    • Bus Architecture
      • Introduction
      • Bus Architecture
      • Master Ports
      • Slave Ports
    • Memory Organization
    • CPU-MMU
    • MPU & Cache
    • Interrupt Controller
    • Chip Enable
    • I/O Control
    • Reset and Clock Control (RCC)
  • User Manual (Security)
  • User Manual (Peripherals)
  • User Manual (Internal IPs)
Not Logged In
Login Register Change Password Logout
  • System Development
  • Bus Architecture
[English]

Bus Architecture

  • Introduction
  • Bus Architecture
  • Master Ports
  • Slave Ports
Next Previous
Copyright © 瑞晟微电子(苏州)有限公司 2025. All Rights Reserved. 苏ICP备10062199号-13
Ameba AI Assistant