Introduction

A multilayer AXI interconnect matrix with optimized interconnect topology connects the CPU buses and other masters to slaves in a flexible manner, which can optimize performance because it allows simultaneous accesses from different master ports to slave ports connected to separated layers.

The APB peripherals are connected to the multilayer AXI interconnect matrix via AXI to AHB/APB bridge to deliver data in both directions.