

## RTL8710E/RTL8713E PCB Layout and Assembly Guide

This document provides the PCB layout and assembly guideline for RTL8710E and RTL8713E

Rev. 1.2

Sep. 2022



Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan

Tel.: +886-3-578-0211. Fax: +886-3-577-6047

www.realtek.com

#### COPYRIGHT

© 2022 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.

#### **DISCLAIMER**

Please Read Carefully:

Realtek Semiconductor Corp., (Realtek) reserves the right to make corrections, enhancements, improvements and other changes to its products and services. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Reproduction of significant portions in Realtek data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Realtek is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions.

Buyers and others who are developing systems that incorporate Realtek products (collectively, "Customers") understand and agree that Customers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Customers have full and exclusive responsibility to assure the safety of Customers' applications and compliance of their applications (and of all Realtek products used in or for Customers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Customer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Customer agrees that prior to using or distributing any applications that include Realtek products, Customer will thoroughly test such applications and the functionality of such Realtek products as used in such applications.

Realtek's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation kits, (collectively, "Resources") are intended to assist designers who are developing applications that incorporate Realtek products; by downloading, accessing or using Realtek's Resources in any way, Customer (individually or, if Customer is acting on behalf of a company, Customer's company) agrees to use any particular Realtek Resources solely for this purpose and subject to the terms of this Notice.

Realtek's provision of Realtek Resources does not expand or otherwise alter Realtek's applicable published warranties or warranty disclaimers for Realtek's products, and no additional obligations or liabilities arise from Realtek providing such Realtek Resources. Realtek reserves the right to make corrections, enhancements, improvements and other changes to its Realtek Resources. Realtek has not conducted any testing other than that specifically described in the published documentation for a particular Realtek Resource.

Customer is authorized to use, copy and modify any individual Realtek Resource only in connection with the development of applications that include the Realtek product(s) identified in such Realtek Resource. No other license, express or implied, by estoppel or otherwise to any other Realtek intellectual property right, and no license to any technology or intellectual property right of Realtek or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which Realtek products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of Realtek Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from Realtek under the patents or other Realtek's intellectual property.

Realtek's Resources are provided "as is" and with all faults. Realtek disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any epidemic failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights.

Realtek shall not be liable for and shall not defend or indemnify Customer against any claim, including but not limited to any infringement claim that related to or is based on any combination of products even if described in Realtek Resources or otherwise. In no event shall Realtek be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of Realtek's Resources or use thereof, and regardless of whether Realtek has been advised of the possibility of such damages. Realtek is not responsible for any failure to meet such industry standard requirements.

Where Realtek specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Customers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any Realtek products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death. Such equipment includes, without limitation, all medical devices identified by the U.S. FDA as Class III devices and equivalent classifications outside the U.S.

Customers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Customers' own risk. Customers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Customer will fully indemnify Realtek and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's

non-compliance with the terms and provisions of this Notice.

#### **TRADEMARKS**

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

#### **USING THIS DOCUMENT**

This document is intended for the hardware engineer's reference and provides detailed hardware design information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

## **Contents**

C	Contents	4
1	1 Introduction	5
2	2 Power	5
_		
	2.1 Switch Regulator Layout	
	2.2 Power Trace Routing	
3	3 Flash & SD card & EMMC	6
4	4 Cap-Touch	7
	4.1 Board layers	7
	4.1.1 Two layers	
	4.1.2 Four layers	
	4.2 Trace	
	4.2.1 Trace length and width	
	4.2.2 Trace routing	
	4.2.3 Via number and position	
	4.2.4 Series resistor	
	4.3 Check list	
_		
5		
6	6 Crystal	9
7	7 RF	9
8	8 Shielding	10
9		
9	·	
	9.1 Guideline for E-pad land patterns	
	9.1.1 The E-pad Design	
	9.1.2 Solder Mask Guidelines for E-pad	
	9.1.3 Paste Mask Guidelines for E-pad	
	9.1.4 Center pad hole specification(s)	
	9.2 Signal I/O pad design	
	9.2.1 Guidelines for perimeter land patterns	
	9.2.2 Solder Mask guidelines for perimeter lands	
	9.3 Stencil Design Guidelines	
	9.3.1 Stencil Type and Thickness	
	9.3.2 Solder Paste Type(s)	
R	Revision History	16

## 1 Introduction

This document is suitable for RTL8710E and RTL8713E.

### 2 Power

### 2.1 Switch Regulator Layout

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path comprising of input capacitor, LX, inductor, and the output capacitor should be as short as possible. This practice is essential for high efficiency.
- The input bypass capacitor CIN must be placed as close as possible to the VAH\_DCDC pin and avoid vias between CIN and VAH\_DCDC pin.
- LX pin is noise node switching with high frequency voltage swing and should be kept at small area. These feedback, analog, digital components and PCB trace keep away from the LX node to prevent stray capacitive noise pickup.
- Connect feedback network behind the output capacitors and minimize trace length to the FB pin net. Place the feedback components
  as close as possible to the FB pin net. The feedback path cannot connect bead. Pin45 of RTL8710E, and pin65 of RTL8713E are the
  feedback pins for DCDC regulator.
- Make VAH\_DCDC, VOUT, and ground bus connections as wide as possible. These power trace length, width, and vias need to depend
  on recommend operating input and output current. This reduces any voltage drops on the input or output paths of the converter and
  maximizes efficiency.
- For better thermal performance, design a wide and thick plane for E-PAD /GND\_DCDC pin or add a lot of vias to connect ground layer plane.

### Layout reference of QFN Package




Figure 2-1 Switch Regulator Layout

### 2.2 Power Trace Routing

• The path of the power trace is recommended using star routing as shown in Figure 1-2 for better noise isolation among circuit blocks. It is strongly recommended that the power trace for PA (VRH PA) is routed separately.




Figure 2-2 Star Routing

- The power trace should be wide enough for lower IR drop.
- Max current for every power pins is shown as follows, as a reference for determining the line width.
- Generally, the width of VRH\_PA shall be  $\ge$  15mil, and the width of VDL\_CORE shall be  $\ge$  20mil.

Table 2-1 Current of Power pins

Symbol	Туре	Pin number		Description	Max current(mA)
		RTL8710E	RTL8713E	]	
VAH_LODM	PI	1	1	3.3V input for LDOM	250
VDM_PSRAM	PI	11 (for RTL8710ExM only)	13	1.8V input for PSRAM	100
VAM_AUD	PI	=	14	1.8V input for audio	30
VDL_CORE	PI	16	24	0.9V input for digital core	250
VDH_IO2	PI	17	27	3.3V input for digital I/O power domain	30
VRH_PA	PI	24	34	3.3V input for RF power amplifier circuit	350
VRM_RF	PI	25	35	1.25V or 1.8V input for RF circuit	50
VRH_RF	PI	26	36	3.3V input for RF circuit	50
VRM_SYN	PI	27	37	1.25V or 1.8V input for RF synthesizer circuit	50
VAH_XTAL	PI	30	40	3.3V input for XTAL circuit	20
VAM_AFE	PI	31	41	1.25V or 1.8V input for RF AFE circuit	50
VAH_AUX	PI	32	42	3.3 for AUX ADC	20
VDH_IO1	PI	36	51	1.8V or 3.3V input for digital I/O power domain	30
LDOC_OUT	PO/I	44	64	0.9V output from core LDO and 0.9V input for digital core	500
VAM_LDOC	PI	45	65	1.25V input for LDOC	500
VAH_DCDC	PI	46	66	3.3V input for DCDC regulator	400
LX	PO	47	67	DCDC regulator output	700
LDOM_OUT	PO	48	68	1.8V output for LDOM	200

## 3 Flash & SD card & EMMC

- Place the matched resistance close to the transmitting end.
- The data and clock lines should be length-matched and surrounded by ground lines. Ensure that the spacing between lines is greater than three times the line width and reference plane is intact. Avoid placing signal lines close to high frequency signals.

## 4 Cap-Touch

In a typical Cap-Touch application, sensors are constructed with traces on a FR4/FR2 or flexible printed circuit (FPC). Cap-Touch layout design is an important step in the design phase, following the PCB layout design guidelines can help your design achieve higher noise immunity, lower parasitic capacitance (CP), and higher signal-to-noise ratio (SNR). The following factors must be considered during layout.

### 4.1 Board layers

### 4.1.1 Two layers

- Sensor pads or sensor interfaces should be on the bottom side and surrounded by the hatched ground.
- All other components (ICs, VDD and GND traces, other signal traces) should be on the top side, and sensor traces are connected to the sensor pads or sensor interfaces by vias.
- Ground surrounding the sensor interfaces and sensor traces close to the chip should be in a hatch pattern.
  - For top side, a hatched ground with 7 mil line and 70 mil spacing is better.
  - For bottom side, it is recommended to use the hatched ground with 7 mil line and 45 mil spacing.

### 4.1.2 Four layers

- Top layer: Place all other components (ICs, VDD and GND traces, sensor traces and other signal traces).
- The second layer: Place the hatched ground with 7 mil line and 70 mil spacing under the sensor traces area.
- The third layer: Place sensor traces and VDD player
- Bottom layer: Place sensor pads or sensor interfaces, where sensor pads or sensor interfaces should be surrounded by the hatched ground with 7 mil line and 45 mil spacing.

#### **1** NOTE

No matter two or four layers, if limited by other conditions, you can use the full clearance between the top and bottom layers to replace the grid ground.

For the other parts not related to the cap-touch function, solid ground should be placed as much as possible.

### 4.2 Trace

### 4.2.1 Trace length and width

- To reduce parasitic capacitance, the trace between sensors and IC pins should be as short and thin as possible.
- Generally, the max trace length should be less than 30cm on standard PCB and less than 5cm on flexible PCB (FPC).
- The trace width should be between 6mil and 9mil (7mil recommended).
- The spacing between sensor trace and ground should be between 10mil and 20mil.
- Since the longer trace will introduce larger parasitic capacitance, higher consumption (large parasitic capacitance needs more current to maintain good performance) and lower sensitivity, it's better to minimize the trace length in applications.

#### 4.2.2 Trace routing

- When a finger touch sensor pad used, it can only interact with the effective cap-touch channel, which means do not route the sensor traces directly under any sensor pads, except the sensor traces connected to it.
- When routing, try to keep away from high-speed signals (RF antenna, SPI, I2C, XTAL, etc) and avoid parallel with them. Otherwise it will introduce crosstalk.
- If any non-sensor trace crosses the sensor trace, ensure that the intersection is orthogonal.
- If it's unavoidable that sensor traces are parallel to the high-speed signal, a ground wire with 7 mil width should be placed between them, and the spacing between sensor trace and ground wire should be at least 10mil.

### 4.2.3 Via number and position

Via number: To reduce parasitic capacitance on sensor traces, it's better to use less vias. The number of vias should not be more than
 3.

• Via position: To shorten the trace length, vias should be places on the edge of the sensor pads, and the aperture range is from 12mil/6mil to 24mil/12mil. 16mil/10mil is the recommended size.

#### 4.2.4 Series resistor

All cap-touch channels must have a 560ohm series resistance placed close to the chip (< 1cm) to reduce RF interference and provide ESD protection.

### 4.3 Check list

Category	Item	Min.	Max.	Description
Placement	2-layer PCB	N/A	N/A	<ul> <li>Top: Sensors, devices, and components; VDD and GND traces, other signal traces</li> <li>Bottom: Sensor traces, devices and components; VDD and GND traces, other signal traces</li> <li>Note:</li> <li>Avoid VDD traces, clock traces, and driven traces over sensor traces.</li> <li>Avoid sensor trace run parallel to a clock signal or driven signal.</li> </ul>
	4-layer PCB	N/A	N/A	<ul> <li>Top: Sensors, devices, and components</li> <li>Second layer: Hatched ground</li> <li>Third layer: Sensor traces, VDD layer</li> <li>Bottom: Devices, and components</li> <li>Note: Avoid VDD traces, clock traces, and driven traces run parallel under or over sensor traces.</li> </ul>
Routing	Sensor trace length			Not more than 30cm in standard PCB and 5cm in FPC, and make sure the trace capacitance and sensor capacitance is less than 50pF.
	Sensor trace width	6mil	9mil	The recommended value is 7mil (FR4/FR2/FPC).
	Sensor trace routing	N/A	N/A	The best choice for sensor is routed on the non-sensor side. Otherwise, make sure the sensor trace area is a touch forbidden area.  Note: Avoid sensor trace run parallel to a clock signal or driven signal. If any non-sensor trace crosses the sensor trace, ensure that the intersection is orthogonal.
	Via position	N/A	N/A	Via should be placed near the edge.
	Via number	0	3	1 via is needed, more via results other parasitic capacitance.
	Via hole size	12mil/6mil	24mil/12mil	The recommended via hole size is 16mil/10mil.
	Trace series resistor	47	560	Series resistors close to the chip for better suppression and ESD.
	Trace-GND layer distance	10mil	20mil	20mil
GND	GND-Top layer			Hatched pattern 7mil trace and 35~45 mil grid
	GND-Bottom layer			Hatched pattern 7mil trace and 65~75 mil grid or no ground
Overlay	Overlay thickness	N/A	3mm	Depends on your product, 3mm for glass or plastic; higher thickness may decrease the sensitivity.
	Overlay material	N/A	N/A	Non-conductive material

## 5 Audio

- The positions of the MIC peripheral devices are placed according to the requirements of the schematic diagram.
- MICx\_P/MICx\_N, quasi-differential traces, through holes are punched in the ground, and the integrity of the ground is guaranteed when passing through the layers.
- MIC traces and placement are far away from (>=200mil) RF, PA, switching power supplies.
- The ESD device must be placed close to the MIC, and the traces drawn from the MIC must first pass through the ESD device before connecting to other devices.
- AEC circuits are neatly arranged in the order of the schematic diagram.
- The LINEOUTP/N signal is grounded, the line width is 5 mil, and the traces and vias are far away from high-speed signals and clock

signals.

The reference design of the grounding of the signal line is as follows:





Figure 5-1 Audio Trace

## 6 Crystal

- The high speed ( $\geq 10 \mathrm{kHz}$ ) signal traces shall be keep far away from XI/XO pins and trace.
- Place an intact GND plane with shortest distance connected to the E-PAD under the whole crystal routings. If the GND can't be connected to E-PAD directly, there should be noisy current flowing on this GND plane.
- If the dielectric core of the PCB is too thin(ex: ≤3mil), the high parasitic capacitance on XI/XO routings may dominates the crystal frequency, then the GND under the routes shell be removed, and the high speed signal traces on the lower layers shall be kept far out of the empty (under crystal block) area.
- Signal and power trace near XI/XO should be isolated by ground.
- The Xtal should be kept out in top layer.
- Keep whole XI/XO traces in the same layer.




Figure 6-1 Xtal Layout-TOP Layer, GND Layer

### **7** RF

- The characteristic impedance of RF trace should be  $50\Omega$ .
- For a 2-layer PCB design, we recommend having good ground shielding on both sides of the RF traces near the IC pins and connecting them to the EPAD to enhance isolation between the RF and the crystal oscillator.
- Placing more GND vias along the RF trace is recommended.





Figure 7-1 RF Trace

- Some RF components such as 0402-packaged RLC, connectors, or module pins are with large soldering pad, those pads have higher parasitic capacitance which can impact the characteristic impedance of RF traces.
- The GND under those pads shall be dug out, shown as below, for keeping good  $50\Omega$  matching.
- The dig-out layers and area should be calculated carefully, we recommend digging the area a little higher than the simulation results.



GND layer keep-out

Figure 7-2 Keep-out for RF connector

#### **Shielding** 8

- Considering the EMC design, must comply with the following design rules:
  - For good shielding case grounding, there must be GND via placed on/around the soldering pads and the recommended via spacing is a≤1.5mm.
  - The open gap is recommended b≤2mm.
  - Use separated shielding cases if the other circuit blocks need to be shielded as well.
  - The shielding cover soldering on PCB is recommended If do use joint shielding case (frame + cover), make sure that the cover touches the compartment frame firmly.
  - Height: if possible, the minimum (inner) height suggest >1mm.




Figure 8-1 Shielding Layout

#### **Land Pattern and Assembly** 9

- Refer the Package Specification in the datasheet for the detail dimension.
- Recommended to use the normal value in the dimension table.

#### 9.1 Guideline for E-pad land patterns

#### 9.1.1 The E-pad Design

The center pad size should follow the same E-PAD size of package specifications in the datasheet.

#### **Solder Mask Guidelines for E-pad** 9.1.2

The actual solder mask opening size should adding 2mil at each side to the size of the thermal pad.

### 9.1.3 Paste Mask Guidelines for E-pad

 Stencil openings should be segmented in exposed regions, solder paste coverage recommend matrix by 3\*3 as follows:




Figure 9-1 Paste Mask of Thermal Pad

- Recommended edge length/width of a matrix land is about 0.1mm.
- Distance between the lands should be about 0.2mm.
- Above two the ratio is 1:2
- Exposed pad design by matrix methods to prevent mass solder let QFN lift, stencil opening should be approximately 60~80% PCB exposed pad size.
- Thermal Pad voiding suggestion <30%

### 9.1.4 Center pad hole specification(s)

- Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern at 0.6~1mm grid, as shown in Figure 9-2.
- And the vias under E-pad should be as much as possible for good heat dissipation. Large package like QFN100/QFN144 can use larger size of via and bigger pitch. But for small package size like QFN48/68, it should use smaller size of via and smaller pitch.




Figure 9-2 PCB Exposed Pad Land Pattern Via Grid

## 9.2 Signal I/O pad design

### 9.2.1 Guidelines for perimeter land patterns

• Extend of outer Cu Land towards package center as follows:




Figure 9-3 Length of outer lead perimeter size towards package center

Length of Outer Cu land exterior to the package edge ≥ 0.2~0.3 mm



Figure 9-4 Length of outer lead perimeter size to the package edge

For dual ring QFN, Length of Inner Cu Land L use max parameter.




Figure 9-5 Length of Inner lead perimeter size

 Width of Inner Cu Land W should be extend to normal size+0.1mm(for 0.5mm pitch) in order to improve soldering yield.




Figure 9-6 Width of Inner lead perimeter size

### 9.2.2 Solder Mask guidelines for perimeter lands

- The solder mask can be extend 2mil than the original size of each edge.
- As the follow picture, the orange part is the pin pad. And the red part is the solder mask. The yellow distance is 2mil.




Figure 9-7 The pin pad and the solder mask

• I/O pin lead pitch will be small and small, If PCB fab technology ability is not enough space available for solder mask, we suggestion IC lead pitch low then 0.4mm PCB pad design use "trench" type solder mask opening to design.




Figure 9-8 Between the pads, it's recommended to use "trench" type solder mask opening to design.

### 9.3 Stencil Design Guidelines

### 9.3.1 Stencil Type and Thickness

- Stencil type: Laser-Cut.
- The recommended stencil thickness as follows:

Table 9-1 Stencil Thickness

Terminal Pitch	Recommend Stencil Thickness
≥ 0.65	0.13 ~ 0.15mm
0.4 ~ 0.5	0.1 ~ 1.12mm
< 0.4	0.08 ~ 0.1mm

### 9.3.2 Solder Paste Type(s)

• The most common solder paste powder sizes for SMT are type 3 (T3), type 4 (T4), and type 5 (T5). The lower the number, the larger the particle size within the solder powder.

## 9.4 Oven temperature profile

• The reflow condition used in J-STD-020 as following table. All the temperature is measured on the topside of the package.

<b>TIL 00</b>	_		
Table 9-2	Oven	Contro	Data

Table 5 2 Over Control Data				
Note	Pb-free assembly			
T∟to Tp	3 °C / second max.			
Temperature min (T <sub>smin</sub> )	150℃			
Temperature max	200℃			
(Tsmax)				
Time (t <sub>smin</sub> to t <sub>smax</sub> )	60 - 120 seconds			
Temperature( T <sub>L</sub> )	217℃			
Time (t∟)	60 – 150 seconds			
emperature (Tp)	See following table.			
	Tp must not exceed the specified			
	classification temp in following table.			
of the specified	30 seconds			
ature (Tc)				
to T <sub>L</sub> )	6 °C / seconds max.			
mperature	8 minutes max.			
	Note T <sub>L</sub> to Tp  Temperature min ( T <sub>smin</sub> ) Temperature max (Tsmax) Time ( t <sub>smin</sub> to t <sub>smax</sub> ) Temperature( T <sub>L</sub> ) Time ( t <sub>L</sub> ) emperature ( Tp)  of the specified ature (Tc) to T <sub>L</sub> )			




Figure 9-9 Recommended reflow profile

#### **1** NOTE

The above reflow profile is for MSL classification only, not the recommendation for SMT process. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameter in above table.

- The peak temperature package can sustain depends on its volume and thickness. The reason is that, engineering studies have shown that, thin, small volume SMD packages reach higher body temperatures during reflow soldering to boards that have been profiled for larger packages. Therefore, technical and/or business issues normally require thin, small volume SMD packages to be classified at higher reflow temperatures.
- The different peak temperature for different package volume / thickness is listed as following table:

Table 9-3 Pb-free Process-Package Classification Reflow Temperature

Package Thickness	Volume < 350 mm3	Volume 350 – 2000 mm3	Volume > 2000
<1.6 mm	260 +0 /-5℃	260 +0/-5 °C	260 +0 /-5℃
1.6 – 2.5 mm	260 +0 /-5°C	250 +0/-5 °C	245 +0/-5 ℃
$\geq$ 2.5 mm	250 +0 /-5℃	245 +0/-5 °C	245 +0/-5 ℃

- Reflow Condition Recommendation For SMT Process
  - In SMT process, the reflow temperature profile for manufacturing should be recommended by solder paste supplier, and the peak temperature should not be higher than the lowest peak temperature used for the MSL classification for the components on board.
  - The reflow temperature profile defined for MSL classification in J-STD-020 is not recommended to be used for

real SMT process unless approved by solder paste supplier. Basically, the reflow profile used for MSL classification is for classification only and regardless of the solder paste itself. Thus the temperature profile is only to "simulate" the reflow process in real case, but not a recommendation for that. The real case still depends on solder paste itself.

# **Revision History**

Date	Version	Description	Modified by
2022-11-30	v1.0	Initial release	Ziliang_yan
2023-07-27	V1.1	Typo correction	Ziliang_yan
2025-03-25	V1.2	Update layout guide for RF trace	Ziliang_yan